CHW 469 : Embedded Systems

Instructor: Dr. Ahmed Shalaby <u>http://bu.edu.eg/staff/ahmedshalaby14#</u>

How? Course Book

Real-Time Interfacing to ARM® Cortex[™]-M Microcontrollers

Embedded Systems



Jonathan W. Valvano

Introduction to ARM® CortexTM-M Microcontrollers

Embedded Systems



Jonathan W. Valvano

Copyrighted Material

http://users.ece.utexas.edu/~valvano/arm/

Embedded Systems


How? Course Book

Embedded Systems - Shape The World

http://users.ece.utexas.edu/~valvano/Volume1/E-Book/

C Users.ece.utexas.edu/~valvano/Volume1/E-Book/

Embedded Systems - Shape The World



Jonathan Valvano and Ramesh Yerraballi

Embedded Software in C

http://users.ece.utexas.edu/~valvano/embed/toc1.htm

Table of Contents

- Chapter 1: Introduction
- Chapter 2: <u>Fundamental Concepts</u>
- Chapter 3: <u>Electronics</u>
- Chapter 4: <u>Digital Logic</u>
- Chapter 5: <u>Introduction to C</u>
- Chapter 6: Microcontroller Ports
- Chapter 7: <u>Design and Development Process</u>
- Chapter 8: Switches and LEDs
- Chapter 9: Arrays and Functional Debugging
- Chapter 10: <u>Finite State Machines</u>
- Chapter 11: <u>UART The Serial Interface</u>
- Chapter 12: Interrupts
- Chapter 13: DAC and Sound
- Chapter 14: ADC and Data Acquisition
- Chapter 15: <u>Systems Approach to Game Design</u>
- Chapter 16: <u>The Internet of Things</u>
- Appendix: <u>Reference Material</u>
- Video links: Web links to videos (All chapters 1 to 16)
- Closed caption files: <u>Closed caption srt files</u>
- Index: Index of terms and concepts


How? Course Book

the avr microcontroller and embedded systems using assembly and c



Final Project - Assignment no. 5

Deliver the design document for the final project.



Introduction to Computing Chapter 0

The AVR microcontroller and embedded systems using assembly and c



Topics

- Internal organization of computers
 - The different parts of a computer
 - I/O
 - Memory
 - CPU
 - Connecting the different parts
 - Connecting memory to CPU
 - Connecting I/Os to CPU
 - How computers work

Internal organization of computers


- CPU
- Memory
- I/O
 - Input
 - E.g. Keyboard, Mouse, Sensor
 - Output
 - E.g. LCD, printer, hands of a robot

Memory

- Everything that can store, retain, and recall information.
 - E.g. hard disk, a piece of paper, etc.

Memory characteristics

- Capacity
 - The number of bits that a memory can store.
 - E.g. 128 Kbits, 256 Mbits
- Organization
 - How the locations are organized
 - E.g. a 128 x 4 memory has 128 locations, 4 bits each
- Access time
 - How long it takes to get data from memory



Semiconductor memories

- ROM
 - Mask ROM
 - PROM (Programmable ROM)
 - EPROM (Erasable PROM)
 - EEPROM (Electronic Erasable PROM)
 - Flash EPROM

- RAM •
- (Static RAM) SRAM -
- (Dynamic RAM) DRAM -
- Nonvolatile) NV-RAM (RAM

Memory\ROM\Mask ROM

• Programmed by the IC manufacturer

Memory\ROM\PROM (Programmable ROM)

- OTP (One-Time Programmable)
 - You can program it only once

Memory\ROM\EPROM (Erasable Programmable ROM)


- UV-EPROM
 - You can shine ultraviolet (UV) radiation to erase it
 - Erasing takes up to 20 minutes
 - The entire contents of ROM are erased



Table 0-5: Some UV-EPROM Chips							
Part #	Capacity	Org.	Access	Pins	V _{PP}		2764 26 🗖 N.C.
2716	16K	$2K \times 8$	450 ns	24	25 V	A6 🗖 4 A5 🗖 5	25 🗖 A8 24 🗖 A9
2732	32K	$4K \times 8$	450 ns	24	25 V	A4 □ 6 A3 □ 7	23 🗖 A11 22 🗖 OE
2732A-20	32K	$4K \times 8$	200 ns	24	21 V		22 🗖 OE 21 🗖 A10
27C32-1	32K	$4K \times 8$	450 ns	24	12.5 V CMOS	A1 🗖 9	20 🗖 CE
2764-20	64K	$8K \times 8$	200 ns	28	21 V	A0	19 🗖 07 18 🗖 06
2764A-20	64K	$8K \times 8$	200 ns	28	12.5 V	01 🗖 12	17 🗖 O5
27C64-12	64K	$8K \times 8$	120 ns	28	12.5 V CMOS	O2 □ 13 GND □ 14	16 □ 04 15 □ 03

AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi

Memory\ROM\EEPROM (Electrically Erasable Programmable ROM)



Part No.	Capacity	Org.	Speed	Pins	V _{PP}
2816A-25	16K	$2K \times 8$	250 ns	24	5 V
2864A	64K	$8 \text{K} \times 8$	250 ns	28	5 V
28C64A-25	64K	$8K \times 8$	250 ns	28	5 V CMOS
28C256-15	256K	$32K \times 8$	150 ns	28	5 V
28C256-25	256K	$32K \times 8$	250 ns	28	5 V CMOS

AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi

Memory\ROM\Flash ROM

- Erased in a Flash
- the entire device is erased at once

Part No.	Capacity	Org.	Speed	Pins	V _{PP}
28F256-20	256K	$32K \times 8$	200 ns	32	12 V CMOS
28F010-15	1024K	$128K \times 8$	150 ns	32	12 V CMOS
28F020-15	2048K	$256K \times 8$	150 ns	32	12 V CMOS

AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi

Semiconductor memories

- ROM
 - Mask ROM
 - PROM (Programmable ROM)
 - EPROM (Erasable PROM)
 - EEPROM (Electronic Erasable PROM)
 - Flash EPROM

- RAM •
- (Static RAM) SRAM -
- (Dynamic RAM) DRAM -
- Nonvolatile) NV-RAM (RAM

Memory\RAM\SRAM (Static RAM)

- Made of flip-flops (Transistors)
- Advantages:
 - Faster
 - No need for refreshing
- Disadvantages:
 - High power consumption
 - Expensive

		$\overline{}$	ノ		1	
A7	1			24	Þ	Vcc
A6	2			23	Þ	A8
A5	3			22	Þ	A9
A4	4	2K :	x 8	21	Þ	WE
A3	5	SRA	\ \ /	20	Þ	OE
A2	6			19	Þ	A10
A1	7			18	þ	CS
A0	8			17	Þ	I/O 8
I/O 1	9			16	口	I/O 7
I/O 2	10			15	Þ	I/O 6
1/0 3	11			14	Þ	I/O 5
GND	12			13	þ	I/O 4

Memory\RAM\DRAM (Dynamic RAM)

- Made of capacitors
- Advantages:
 - Less power consumption
 - Cheaper
 - High capacity
- Disadvantages:
 - Slower
 - Refresh needed


Memory\RAM\NV-RAM (Nonvolatile RAM)

- Made of SRAM, Battery, control circuitry
- Advantages:
 - Very fast
 - Infinite program/erase cycle
 - Non-volatile
- Disadvantage:
 - Expensive


Internal parts of computers\CPU

- Tasks:
 - It should execute instructions
 - It should recall the instructions one after another and execute them


• Memory pin out




• Memory pin out




• Memory pin out






AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi



AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi


Reading from memory



AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi


Connecting I/Os to CPU

• CPU should have lots of pins!




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi


Connecting I/Os to CPU using bus




Connecting I/Os and Memory to CPU




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi



AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi

Connecting I/Os and Memory to CPU using bus (Peripheral I/O)




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi


Connecting I/Os and Memory to CPU using bus (Memory Mapped I/O)




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi





AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi






AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi







 Design an address decoder for address of 300H to 3FFH.

 Design an address decoder for address of 300H to 3FFH.

Solution

1. Write the address range in binary

 Design an address decoder for address of 300H to 3FFH.

Solution

- 1. Write the address range in binary
- 2. Separate the fixed part of address

From address 300H → To address 3FFH →

 $\begin{array}{c} a11 a10 a9 a8 \\ \hline 0 0 1 1 \\ \hline 0 0 0 1 1 \\ \hline 1 1 1 1 1 1 1 1 \\ \hline 1 1 1 1 \\ \hline \end{array}$

AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi

 Design an address decoder for address of 300H to 3FFH.

Solution

- 1. Write the address range in binary
- 2. Separate the fixed part of address

From address 300H → To address 3FFH →

 $\begin{array}{c} a11 a10 a9 a8 \\ \hline 0 0 1 1 \\ \hline 0 0 0 1 1 \\ \hline 1 1 1 1 1 1 1 1 \\ \hline 1 1 1 1 \\ \hline \end{array}$

AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi


 Design an address decoder for address of 300H to 3FFH.

Solution


- 1. Write the address range in binary
- 2. Separate the fixed part of address
- 3. Design the logic circuit.

From address 300H → To address 3FFH →


 Design an address decoder for address of 300H to 3FFH.



 Design an address decoder for address of 300H to 3FFH.




 Design an address decoder for address of 300H to 3FFH.




Inside the CPU

- PC (Program Counter)
- Instruction decoder
- ALU (Arithmetic Logic Unit)
- Registers




How computers work




© 2011 Pearson Higher Education, Upper Saddle River, NJ 07458. • All Rights Reserved.

Ð


How Instruction decoder works



Von Neumann vs. Harvard architecture



• Von Neumann architecture



A von Neumann architecture has only one bus which is used for both data transfers and instruction fetches, and therefore data transfers and instruction fetches must be scheduled

Introduction to AVR Chapter 1

The AVR microcontroller and embedded systems using assembly and c




Topics


- Microcontrollers vs. Microprocessors
- Most common microcontrollers
- AVR Features
- AVR members

General Purpose Microprocessors vs. Microcontrollers

General Purpose Microprocessors




• Microcontrollers




Most common microcontrollers

- 8-bit microcontrollers
 - -AVR
 - PIC
 - HCS12
 - 8051
- 32-bit microcontrollers
 - -ARM
 - PIC32

AVR internal architecture



AVR internal architecture



- Classic AVR
 - e.g. AT90S2313, AT90S4433
- Mega
 - e.g. ATmega8, ATmega32, ATmega128
- Tiny
 - e.g. ATtiny13, ATtiny25
- Special Purpose AVR
 - e.g. AT90PWM216,AT90USB1287

Classic AVR

- e.g. AT90S2313, AT90S4433

•	Mega	Table 1-3: Some Members of the Classic Family								
	– e.ç	Part Num	Code ROM	Data RAM	Data EEPROM	I/O pins pins	ADC	Timers	Pin numbers & Package	
	Tiny	AT90S2313 AT90S2323	2K 2K	128 128	128 128	15	0	2	SOIC20,PDIP20 SOIC8,PDIP8	
	····y	AT90S4433	4K	128	256	20	6	2 7	TQFP32,PDIP28	
	– e.g	Notes: 1. All ROM, RAM, and EEPROM memories are in bytes. 2. Data RAM (General-Purpose RAM) is the amount of RAM available for data manipulation (scratc								
 Spec 2. Data RAIM (General-Purpose RAIM) is the amount of RAIM available for data manipulation pad) in addition to the Registers space. 										

- e.g. AT90PWWZ16, AT9005B1287


Classic AVR

 – e.g. AT90S2313, AT90S4433


•	Mega									
		Table 1-3: Some Members of the Classic Family								
	– e.d	Part Num	Code	Data	Data	I/O pins	ADC	Timers	Pin numbers	
			ROM	RAM	EEPROM	pins			& Package	
•	Tinv	Table 1-4: So	me Memb	ers of the	Mega Famil	v				
		Part Num	Code	Data	Data	I/O pins	ADC	Timers	Pin numbers	
	- e.(ROM	RAM	EEPROM	-			& Package	
		ATmega8	8K	1K	0.5K	23	8	3 '	TQFP32,PDIP28	
	Snod	ATmega16	16K	1K	0.5K	32	8	3 '	TQFP44,PDIP40	
	Speq	ATmega32	32K	2K	1K	32	8		TQFP44,PDIP40	
	-	ATmega64	64K	4K	2K	54	8	4	TQFP64,MLF64	
	- e.(ATmega1280	128K	8K	4K	86	16	6 3	FQFP100,CBGA	
		 Notes: 1. All ROM, RAM, and EEPROM memories are in bytes. 2. Data RAM (General-Purpose RAM) is the amount of RAM available for data manipulation (scratch pad) in addition to the Registers space. 3. All the above chips have USART for serial data transfer. 								

Classic AVR

 – e.g. AT90S2313, AT90S4433



Let's get familiar with the AVR part numbers




Introduction to Assembly Chapter 2

The AVR microcontroller and embedded systems using assembly and c




Topics

- AVR's CPU
 - Its architecture
 - Some simple programs
- Data Memory access
- Program memory
- RISC architecture



AVR's CPU


- AVR's CPU
 - ALU
 - 32 General Purpose registers (R0 to R31)
 - PC register
 - Instruction decoder



Some simple instructions 1. Loading values into the general purpose registers

LDI (Load Immediate)


- LDI Rd, k
 - Its equivalent in high level languages:
 Rd = k
- Example:
 - LDI R16,53
 - R16 = 53
 - LDI R19,132
 - LDI R23,0x27
 - R23 = 0x27



© 2011 Pearson Higher Education, Upper Saddle River, NJ 07458. • All Rights Reserved.


Some simple instructions 2. Arithmetic calculation

- There are some instructions for doing Arithmetic and logic operations; such as: ADD, SUB, MUL, AND, etc.
- ADD Rd,Rs
 - Rd = Rd + Rs
 - Example:
 - ADD R25, R9
 - R25 = R25 + R9
 - ADD R17,R30
 - R17 = R17 + R30




A simple program

• Write a program that calculates 19 + 95



• Write a program that calculates 19 + 95

LDI R16, 19	;R16 =	= 19
LDI R20, 95	;R20 =	= 95
ADD R16, R2	0 ;R16 =	= R16 + R20



• Write a program that calculates 19 + 95 + 5

• Write a program that calculates 19 + 95 + 5

LDI	R16, 19	;R16 = 19
LDI	R20, 95	;R20 = 95
LDI	R21, 5	;R21 = 5
ADD	R16, R20	;R16 = R16 + R20
ADD	R16, R21	;R16 = R16 + R21

• Write a program that calculates 19 + 95 + 5


LDI	R16, 19	;R16 = 19
LDI	R20, 95	;R20 = 95
LDI	R21, 5	;R21 = 5
ADD	R16, R20	;R16 = R16 + R20
ADD	R16, R21	;R16 = R16 + R21

LDI	R16, 19	;R16 = 19
LDI	R20, 95	;R20 = 95
ADD	R16, R20	;R16 = R16 + R20
LDI	R20, 5	;R20 = 5
ADD	R16, R20	;R16 = R16 + R20

Some simple instructions

2. Arithmetic calculation

- SUB Rd,Rs
 - Rd = Rd Rs
- Example:
 - SUB R25, R9
 - R25 = R25 R9
 - SUB R17,R30
 - R17 = R17 R30




© 2011 Pearson Higher Education, Upper Saddle River, NJ 07458. • All Rights Reserved.

Some simple instructions


2. Arithmetic calculation

- INC Rd
 - Rd = Rd + 1
- Example:
 - INC R25
 - R25 = R25 + 1
- DEC Rd
 - Rd = Rd 1
- Example:
 - DEC R23
 - R23 = R23 1







^{© 2011} Pearson Higher Education, Upper Saddle River, NJ 07458. • All Rights Reserved.





AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi












							_										
Add	ress	Name		Add	ress	Name		Add	ress	Name		sn2	ace	7			
I/O	Mem.	Name		I/O	Mem.			I/O	Mem.	Name		ppc		/			
\$00	\$20	TWBR		\$16	\$36	PINB		\$2B	\$4B	OCR1AH							
\$01	\$21	TWSR		\$17	\$37	DDRB		\$2C	\$4C	TCNT1L							
\$02	\$22	TWAR		\$18	\$38	PORTB		\$2D	\$4D	TCNT1H							
\$03	\$23	TWDR		\$19	\$39	PINA	_	\$2E	\$4E	TCCR1B]
\$04	\$24	ADCL		\$1A	\$3A	DDRA	_	\$2F	\$4F	TCCR1A							
\$05	\$25	ADCH		\$1B	\$3B	PORTA	_	\$30	\$50	SFIOR							
\$06	\$26	ADCSRA		\$1C	\$3C	EECR	_	\$31	\$51	OCDR		R	AM	EEPRON	лIIт	imers	
\$07	\$27	ADMUX		\$1D	\$3D	EEDR	_	ψUT	ψUT	OSCCAL						intero	
\$08	\$28	ACSR		\$1E	\$3E	EEARL	_	\$32	\$52	TCNT0	9						
\$09	\$29	UBRRL		\$1F	\$3F	EEARH	_	\$33	\$53	TCCR0	S						
\$0A	\$2A	UCSRB		\$20	\$40	UBRRC		\$34	\$54	MCUCSR]
\$0B	\$2B	UCSRA			• -	UBRRH	_	\$35	\$55	MCUCR	L I						
\$0C	\$2C	UDR		\$21	\$41	WDTCR	_	\$36	\$56	TWCR							
\$0D	\$2D	SPCR		\$22	\$42	ASSR		\$37	\$57	SPMCR	Â				ddress t lata bus	ous	
\$0E	\$2E	SPSR		\$23	\$43	OCR2	_	\$38	\$58	TIFR					control bus	usl	
\$0F	\$2F	SPDR		\$24	\$44	TCNT2	_	\$39	\$59	TIMSK	ta						
\$10	\$30 \$31	PIND DDRD		\$25	\$45	TCCR2	_	\$3A	\$5A	GIFR	IS	- 111					
\$11 \$12	\$31	PORTD		\$26	\$46	ICR1L	_	\$3B	\$5B	GICR							
\$12	\$32	PORTD		\$27	\$47	ICR1H	_	\$3C	\$5C	OCR0			_				
\$13	\$33 \$34	DDRC		\$28	\$48	OCR1BL OCR1BH	_	\$3D	\$5D	SPL						Other	
\$14	\$34 \$35	PORTC		\$29	\$49		-	\$3E	\$5E	SPH	Ir	nterrupt		Ports		Other	.
φIJ	φ35	FORIC		\$2A	\$4A	OCR1AL	J	\$3E	\$5E	SREG		Unit			P	eriphera	IS
\$001F	Regi	31613	1														
\$0020				Exa	mple	e: Add	d cor	nten	ts of	f locat	ion ()x90 :	to co	ntents o	f loca	tion 0x	(95
\$0020					-												
	Standa			and	Stol	re tne	resi	lit in	1 IOC	ation	UX31	3.					
:	Regi	sters															
\$005F				S	Solut	tion:											
\$0060																	
ψυυυυ	Gen	eral			-			00	^			_ r <i>(</i>	0001				
:	purp				T	LDS F	R20,	0x9	0		;R20	= [0)x90]				
•	R/																
					I	LDS F	R21,	0x9	5		;R21	= [()x95]				
	(SR	AIVI)															
					7	ADD F	R20,	R21			;R20	$= R^2$	20 + 3	R21			
	I						_ ,										
					c	STS ()x313	२ व	20		• [0 •	3131	= R2	0			
		I			~		AJI.	<i>э</i> , к	20		, [0X	212]	- 112	U III			
\$FFFF																	




Add	ross		1		ress		1 1	Add	ross			nno	`		
1/0	Mem.	Name			Mem.	Name		1/0	Mem.	Name		pace	_		
\$00	\$20	TWBR		\$16	\$36	PINB		\$2B	\$4B	OCR1AH		p or o r			
\$00 \$01	\$21	TWBR		\$17	\$37	DDRB		\$2C	\$4C	TCNT1L					
\$02	\$22	TWAR		\$18	\$38	PORTB		\$2D	\$4D	TCNT1H					
\$03	\$23	TWDR		\$19	\$39	PINA	-	\$2E	\$4E	TCCR1B					
\$04	\$24	ADCL		\$1A	\$3A	DDRA		\$2F	\$4F	TCCR1A					
\$05	\$25	ADCH		\$1B	\$3B	PORTA		\$30	\$50	SFIOR					
\$06	\$26	ADCSRA		\$1C	\$3C	EECR		+		OCDR		1		I I	
\$07	\$27	ADMUX		\$1D	\$3D	EEDR		\$31	\$51	OSCCAL		RAM	EEPROM	Timers	
\$08	\$28	ACSR		\$1E	\$3E	EEARL		\$32	\$52	TCNT0	2				
\$09	\$29	UBRRL		\$1F	\$3F	EEARH		\$33	\$53	TCCR0	e				
\$0A	\$2A	UCSRB				UBRRC		\$34	\$54	MCUCSR					
\$0B	\$2B	UCSRA		\$20	\$40	UBRRH		\$35	\$55	MCUCR					
\$0C	\$2C	UDR		\$21	\$41	WDTCR		\$36	\$56	TWCR			5 T	• •••	
\$0D	\$2D	SPCR		\$22	\$42	ASSR		\$37	\$57	SPMCR		V		ess bus	
\$0E	\$2E	SPSR		\$23	\$43	OCR2		\$38	\$58	TIFR			- data	ess bus bus	
\$0F	\$2F	SPDR		\$24	\$44	TCNT2		\$39	\$59	TIMSK	ta		- cont	rol bus	
\$10	\$30	PIND		\$25	\$45	TCCR2		\$3A	\$5A	GIFR					
\$11	\$31	DDRD		\$26	\$46	ICR1L		\$3B	\$5B	GICR	IS	111			
\$12	\$32	PORTD		\$27	\$47	ICR1H	-	\$3C	\$5C	OCR0					
\$13	\$33	PINC		\$28	\$48	OCR1BL		\$3D	\$5D	SPL		, , , , , , , , , , , , , , , , , , 			-
\$14	\$34	DDRC	1	\$29	\$49	OCR1BH		\$3E	\$5E	SPH	Ir	nterrupt		Other	
\$15	\$35	PORTC		\$2A	\$4A	OCR1AL		\$3E	\$5E	SREG		Unit	Ports	Peripherals	2
					•				+					Tempherals	<u> </u>
	Regi	sters		_	_	_	_			_					
\$001F				Eva	mnl	o. Ada	loor	nton	Exc	- m n lo	C4a	ra OvE2 ir	te the CDL	Iregister	
\$0020					-	e: Ada				ampie:	310	re ux53 II	ito the SPH	register.	
	Standa	ard I/O	ſ	Exa	mple	e: Wha	at do	pes i	The	a addr	200	of SPH is	0v5F		
:	Regi										-33	01 01 11 13			
	rtogi	01010		-	- ~		~								
\$005F				لك	DS	R20,	2								
\$0060										1. 11					
	Gen	eral							SC	olution					
:	purp	ose		An	swe	r-									
	RA	M		, ,, ,	0110	••				LDI	ъ 20	, 0x53		= 0x53	
	(SR	AM)								трт	RZU	, UX 55	; R 20	-0x55	
	, î	, i i i i i i i i i i i i i i i i i i i		lt	con	ies th	e cc	onte							
					SSP	100 11	0.00			STS	0x5	E, R20	;SPH	I = R20	
	I														
ĺ	I														
\$FFFF															




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi





AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi





AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi














.EQU and .SET

- .EQU name = value
 - Example:

. EQU	COUNT = 0x25	
LDI	R21, COUNT	;R21 = 0x25
LDI	R22, COUNT + 3	;R22 = 0x28

- .SET name = value
 - Example:

. SET	COUNT = 0x25	
LDI	R21, COUNT	;R21 = 0x25
LDI	R22, COUNT + 3	;R22 = 0x28
.SET	COUNT = 0x19	
LDI	R21, COUNT	;R21 = 0x19

.INCLUDE

.INCLUDE "filename.ext"

Table 2-6: Some of the common AVRs and their include files									
MEGA		TINY		Special Pu	rpose				
Mega8	m8def.inc	Tiny 11	tn11def.inc	90CAN32	can32def.inc				
Mega16	m16def.inc	Tiny12	tn12def.inc	90CAN64	can64def.inc				
Mega32	m32def.inc	Tiny22	tn22def.inc	90PWM2	pwm2def.inc				
Mega64	m4def.inc	Tiny44	tn44def.inc	90PWM3	pwm3def.inc				
Mega128	m128def.inc	Tiny85	tn85def.inc	86RF401	at86rf401def.inc				
Mega256	m256def.inc								
Mega2560	m2560def.inc								

.INCLUDE

.INCLUDE "filename.ext"

MEGA		TINY		Special Pu	rpose
Mega8	m8def.inc	Tinv11	tn11def.inc	90CAN32	can32def.inc
		Ν	/I32def.inc		
.equ	SREG	= 0x3f			
.equ	SPL	= 0x3d			
.equ	SPH	= 0x3e			
.equ	INT VECT	TORS SIZ	E = 42	; size	in words
-	—	—			

.INCLUDE

.INCLUDE "filename.ext"


MEGA			TINY		Special Pu	rpose
Mega8	m8def.inc		Tiny11	tn11def.inc	90CAN32	can32def.inc
			Ν	A32def.inc		
.equ	SREG	=	0x3f			
.equ	SPL	=	0x3d			
.equ	SPH	=	0x3e			
• • • •						
.equ	INT VEC	TO	RS SIZ	E = 42	; size	in words
-	_		—		-	




© 2011 Pearson Higher Education, Upper Saddle River, NJ 07458. • All Rights Reserved.

.ORG


• .ORG address



Assembler




Flash memory and PC register




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi

Flash memory and PC register




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi

Flash memory and PC register




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi

Flash memory and PC register




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi

Flash memory and PC register




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi

Flash memory and PC register




AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi

Fetch and execute



AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi

Pipelining



AVR Microcontroller and Embedded System Using Assembly and C Mazidi, Naimi, and Naimi

How to speed up the CPU

- Increase the clock frequency
 - More frequency → More power consumption & more heat
 - Limitations
- Change the architecture
 - Pipelining
 - RISC

Changing the architecture RISC vs. CISC


- CISC (Complex Instruction Set Computer)
 - Put as many instruction as you can into the CPU
- RISC (Reduced Instruction Set Computer)
 - Reduce the number of instructions, and use your facilities in a more proper way.

- Feature 1
 - RISC processors have a fixed instruction size. It makes the task of instruction decoder easier.
 - In AVR the instructions are 2 or 4 bytes.
 - In CISC processors instructions have different lengths
 - E.g. in 8051
 - CLR C ; a 1-byte instruction
 - ADD A, #20H ; a 2-byte instruction
 - LJMP HERE ; a 3-byte instruction


- Feature 2: reduce the number of instructions
 - Pros: Reduces the number of used transistors
 - Cons:
 - Can make the assembly programming more difficult
 - Can lead to using more memory


- Feature 3: limit the addressing mode
 - Advantage
 - hardwiring
 - Disadvantage
 - Can make the assembly programming more difficult

Feature 4: Load/Store



- Feature 5 (Harvard architecture): separate buses for opcodes and operands
 - Advantage: opcodes and operands can go in and out of the CPU together.
 - Disadvantage: leads to more cost in general purpose computers.





 Feature 6: more than 95% of instructions are executed in 1 machine cycle

- Feature 7
 - RISC processors have at least 32 registers.
 Decreases the need for stack and memory usages.
 - In AVR there are 32 general purpose registers (R0 to R31)